)]}'
{
  "id": "10ef5163dde17357495cf6731b86c949262a997f",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "8d650b4e2ce6da5bef514e6ebc3de1a34932c573",
      "name": "fpga-bridge.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "4d926b452cb35f05bb03e0a02acf158e16c3d9de",
      "name": "fpga-mgr.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "fb4da4240e961b06ad33cb7b9fe5799a5e5ce247",
      "name": "fpga-programming.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "2636a27c11b2418f4af4bc14895eca33c9f6e019",
      "name": "fpga-region.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "31a4773bd2e6c864740c2b67f727fb9be9e64dc5",
      "name": "index.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "f54c7dabcc7dbe40d4b1a9adf1d3230228515518",
      "name": "intro.rst"
    }
  ]
}