)]}'
{
  "id": "357918a66ff2ad487fd700ae8c8994b313903377",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "ccd677ba7d769d5cb178e16ccee4e34324a07fb9",
      "name": "fpga-bridge.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "af5382af1379b878ea2b251a3bf7047b2d03bc97",
      "name": "fpga-mgr.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "f487ad64dfb980db388252f4cfdaf8b6d9198dac",
      "name": "fpga-programming.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "31118a8ba218fa4dd769f047518c3a99b94e1e70",
      "name": "fpga-region.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "31a4773bd2e6c864740c2b67f727fb9be9e64dc5",
      "name": "index.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "f54c7dabcc7dbe40d4b1a9adf1d3230228515518",
      "name": "intro.rst"
    }
  ]
}