include/configs/ETX094.h - u-boot - Git at Google


            
            /*

            
             * (C) Copyright 2000

            
             * Wolfgang Denk, DENX Software Engineering, wd@denx.de.

            
             *

            
             * See file CREDITS for list of people who contributed to this

            
             * project.

            
             *

            
             * This program is free software; you can redistribute it and/or

            
             * modify it under the terms of the GNU General Public License as

            
             * published by the Free Software Foundation; either version 2 of

            
             * the License, or (at your option) any later version.

            
             *

            
             * This program is distributed in the hope that it will be useful,

            
             * but WITHOUT ANY WARRANTY; without even the implied warranty of

            
             * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

            
             * GNU General Public License for more details.

            
             *

            
             * You should have received a copy of the GNU General Public License

            
             * along with this program; if not, write to the Free Software

            
             * Foundation, Inc., 59 Temple Place, Suite 330, Boston,

            
             * MA 02111-1307 USA

            
             */


            /*

            
             * board/config.h - configuration options, board specific

            
             */


            #ifndef __CONFIG_H

            
            #define __CONFIG_H


            /*

            
             * High Level Configuration Options

            
             * (easy to change)

            
             */


            #define CONFIG_MPC850		1	/* This is a MPC850 CPU		*/

            
            #define CONFIG_ETX094		1	/* ...on a ETX_094 board	*/


            #define	CONFIG_SYS_TEXT_BASE	0x40000000


            #define	CONFIG_8xx_CONS_SMC1    1       /* Console is on SMC1           */

            
            #undef	CONFIG_8xx_CONS_SMC2

            
            #undef	CONFIG_8xx_CONS_NONE

            
            #define CONFIG_BAUDRATE		57600

            
            #if 0

            
            #define CONFIG_BOOTDELAY	-1	/* autoboot disabled		*/

            
            #else

            
            #define CONFIG_BOOTDELAY	5	/* autoboot after 5 seconds	*/

            
            #endif


            #define	CONFIG_CLOCKS_IN_MHZ	1	/* clocks passsed to Linux in MHz */


            #define CONFIG_BOARD_TYPES	1	/* support board types		*/


            #define	CONFIG_FLASH_16BIT		/* for board with 16bit wide flash	*/

            
            #undef	SB_ETX094			/* only for SB-Board with 16MB SDRAM	*/

            
            #define	CONFIG_BOOTP_RANDOM_DELAY	/* graceful BOOTP recovery mode		*/


            #define CONFIG_ETHADDR 08:00:06:00:00:00


            #ifdef	CONFIG_ETHADDR

            
            #define CONFIG_OVERWRITE_ETHADDR_ONCE 1	/* default MAC can be overwritten once	*/

            
            #endif


            #undef	CONFIG_BOOTARGS

            
            #define CONFIG_RAMBOOTCOMMAND							\

            
            	"bootp; "								\

            
            	"setenv bootargs root=/dev/ram rw ramdisk_size=4690 "			\

            
            	"U-Boot_version=U-Boot-1.0.x-Date "					\

            
            	"panic=1 "								\

            
            	"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; "	\

            
            	"bootm"

            
            #define CONFIG_NFSBOOTCOMMAND							\

            
            	"bootp; "								\

            
            	"setenv bootargs root=/dev/nfs rw nfsroot=${nfsip}:${rootpath} "	\

            
            	"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; "	\

            
            	"bootm"

            
            #define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND


            #define CONFIG_LOADS_ECHO	1	/* echo on for serial download	*/

            
            #undef	CONFIG_SYS_LOADS_BAUD_CHANGE		/* don't allow baudrate change	*/


            #define	CONFIG_WATCHDOG		1	/* watchdog enabled		*/


            #define	CONFIG_STATUS_LED	1	/* Status LED enabled		*/


            /*

            
             * BOOTP options

            
             */

            
            #define CONFIG_BOOTP_SUBNETMASK

            
            #define CONFIG_BOOTP_GATEWAY

            
            #define CONFIG_BOOTP_HOSTNAME

            
            #define CONFIG_BOOTP_BOOTPATH

            
            #define CONFIG_BOOTP_BOOTFILESIZE


            /*

            
             * Command line configuration.

            
             */

            
            #include <config_cmd_default.h>


            /*

            
             * Miscellaneous configurable options

            
             */

            
            #define	CONFIG_SYS_LONGHELP			/* undef to save memory		*/

            
            #define	CONFIG_SYS_PROMPT	"=> "		/* Monitor Command Prompt	*/

            
            #if defined(CONFIG_CMD_KGDB)

            
            #define	CONFIG_SYS_CBSIZE	1024		/* Console I/O Buffer Size	*/

            
            #else

            
            #define	CONFIG_SYS_CBSIZE	256		/* Console I/O Buffer Size	*/

            
            #endif

            
            #define	CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */

            
            #define	CONFIG_SYS_MAXARGS	16		/* max number of command args	*/

            
            #define CONFIG_SYS_BARGSIZE	CONFIG_SYS_CBSIZE	/* Boot Argument Buffer Size	*/


            #define CONFIG_SYS_MEMTEST_START	0x0300000	/* memtest works on	*/

            
            #define CONFIG_SYS_MEMTEST_END		0x0700000	/* 3 ... 7 MB in DRAM	*/


            #define	CONFIG_SYS_LOAD_ADDR		0x100000	/* default load address	*/


            #define	CONFIG_SYS_HZ		1000		/* decrementer freq: 1 ms ticks	*/


            /*

            
             * Low Level Configuration Settings

            
             * (address mappings, register initial values, etc.)

            
             * You should know what you are doing if you make changes here.

            
             */

            
            /*-----------------------------------------------------------------------

            
             * Internal Memory Mapped Register

            
             */

            
            #define CONFIG_SYS_IMMR		0xFFF00000


            /*-----------------------------------------------------------------------

            
             * Definitions for initial stack pointer and data area (in DPRAM)

            
             */

            
            #define CONFIG_SYS_INIT_RAM_ADDR	CONFIG_SYS_IMMR

            
            #define	CONFIG_SYS_INIT_RAM_SIZE	0x2F00	/* Size of used area in DPRAM	*/

            
            #define CONFIG_SYS_GBL_DATA_OFFSET	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)

            
            #define	CONFIG_SYS_INIT_SP_OFFSET	CONFIG_SYS_GBL_DATA_OFFSET


            /*-----------------------------------------------------------------------

            
             * Start addresses for the final memory configuration

            
             * (Set up by the startup code)

            
             * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0

            
             */

            
            #define	CONFIG_SYS_SDRAM_BASE		0x00000000

            
            #define CONFIG_SYS_FLASH_BASE		0x40000000

            
            #ifdef	DEBUG

            
            #define	CONFIG_SYS_MONITOR_LEN		(256 << 10)	/* Reserve 256 kB for Monitor	*/

            
            #else

            
            #define	CONFIG_SYS_MONITOR_LEN		(256 << 10)	/* Reserve 256 kB for Monitor	*/

            
            #endif

            
            #define CONFIG_SYS_MONITOR_BASE	CONFIG_SYS_FLASH_BASE

            
            #define	CONFIG_SYS_MALLOC_LEN		(128 << 10)	/* Reserve 128 kB for malloc()	*/


            /*

            
             * For booting Linux, the board info and command line data

            
             * have to be in the first 8 MB of memory, since this is

            
             * the maximum mapped by the Linux kernel during initialization.

            
             */

            
            #define	CONFIG_SYS_BOOTMAPSZ		(8 << 20)	/* Initial Memory map for Linux	*/

            
            /*-----------------------------------------------------------------------

            
             * FLASH organization

            
             */

            
            #define CONFIG_SYS_MAX_FLASH_BANKS	1	/* max number of memory banks		*/

            
            #define CONFIG_SYS_MAX_FLASH_SECT	35	/* max number of sectors on one chip	*/


            #define CONFIG_SYS_FLASH_ERASE_TOUT	120000	/* Timeout for Flash Erase (in ms)	*/

            
            #define CONFIG_SYS_FLASH_WRITE_TOUT	1000	/* Timeout for Flash Write (in ms)	*/


            #define	CONFIG_ENV_IS_IN_FLASH	1

            
            #ifdef CONFIG_FLASH_16BIT

            
            #define CONFIG_ENV_OFFSET		0x8000	/* Offset   of Environment Sector	*/

            
            #define	CONFIG_ENV_SIZE		0x8000	/* Total Size of Environment Sector	*/

            
            #else

            
            #define CONFIG_ENV_OFFSET		0x8000	/* Offset   of Environment Sector	*/

            
            #define	CONFIG_ENV_SIZE		0x4000	/* Total Size of Environment Sector	*/

            
            #endif


            /*-----------------------------------------------------------------------

            
             * Hardware Information Block

            
             */

            
            #define CONFIG_SYS_HWINFO_OFFSET	0x0003FFC0	/* offset of HW Info block */

            
            #define CONFIG_SYS_HWINFO_SIZE		0x00000040	/* size   of HW Info block */

            
            #define CONFIG_SYS_HWINFO_MAGIC	0x54514D38	/* 'TQM8' */


            /*-----------------------------------------------------------------------

            
             * Cache Configuration

            
             */

            
            #define CONFIG_SYS_CACHELINE_SIZE	16	/* For all MPC8xx CPUs			*/

            
            #if defined(CONFIG_CMD_KGDB)

            
            #define CONFIG_SYS_CACHELINE_SHIFT	4	/* log base 2 of the above value	*/

            
            #endif


            /*-----------------------------------------------------------------------

            
             * SYPCR - System Protection Control				11-9

            
             * SYPCR can only be written once after reset!

            
             *-----------------------------------------------------------------------

            
             * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze

            
             */

            
            #if defined(CONFIG_WATCHDOG)

            
            #define CONFIG_SYS_SYPCR	(SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \

            
            			 SYPCR_SWE  | SYPCR_SWRI| SYPCR_SWP)

            
            #else

            
            #define CONFIG_SYS_SYPCR	(SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)

            
            #endif	/* CONFIG_WATCHDOG */


            /*-----------------------------------------------------------------------

            
             * SIUMCR - SIU Module Configuration				11-6

            
             *-----------------------------------------------------------------------

            
             * PCMCIA config., multi-function pin tri-state

            
             */

            
            #define CONFIG_SYS_SIUMCR	(SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)


            /*-----------------------------------------------------------------------

            
             * TBSCR - Time Base Status and Control				11-26

            
             *-----------------------------------------------------------------------

            
             * Clear Reference Interrupt Status, Timebase freezing enabled

            
             */

            
            #define CONFIG_SYS_TBSCR	(TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)


            /*-----------------------------------------------------------------------

            
             * RTCSC - Real-Time Clock Status and Control Register		11-27

            
             *-----------------------------------------------------------------------

            
             */

            
            #define CONFIG_SYS_RTCSC	(RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)


            /*-----------------------------------------------------------------------

            
             * PISCR - Periodic Interrupt Status and Control		11-31

            
             *-----------------------------------------------------------------------

            
             * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled

            
             */

            
            #define CONFIG_SYS_PISCR	(PISCR_PS | PISCR_PITF)


            /*-----------------------------------------------------------------------

            
             * PLPRCR - PLL, Low-Power, and Reset Control Register		15-30

            
             *-----------------------------------------------------------------------

            
             * Reset PLL lock status sticky bit, timer expired status bit and timer

            
             * interrupt status bit - leave PLL multiplication factor unchanged !

            
             */

            
            #define CONFIG_SYS_PLPRCR	(PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)


            /*-----------------------------------------------------------------------

            
             * SCCR - System Clock and reset Control Register		15-27

            
             *-----------------------------------------------------------------------

            
             * Set clock output, timebase and RTC source and divider,

            
             * power management and some other internal clocks

            
             */

            
            #define SCCR_MASK	SCCR_EBDF11

            
            #define CONFIG_SYS_SCCR	(SCCR_TBS     | \

            
            			 SCCR_COM00   | SCCR_DFSYNC00 | SCCR_DFBRG00  | \

            
            			 SCCR_DFNL000 | SCCR_DFNH000  | SCCR_DFLCD000 | \

            
            			 SCCR_DFALCD00)


            /*-----------------------------------------------------------------------

            
             * PCMCIA stuff

            
             *-----------------------------------------------------------------------

            
             *

            
             */

            
            #define CONFIG_SYS_PCMCIA_MEM_ADDR	(0xE0000000)

            
            #define CONFIG_SYS_PCMCIA_MEM_SIZE	( 64 << 20 )

            
            #define CONFIG_SYS_PCMCIA_DMA_ADDR	(0xE4000000)

            
            #define CONFIG_SYS_PCMCIA_DMA_SIZE	( 64 << 20 )

            
            #define CONFIG_SYS_PCMCIA_ATTRB_ADDR	(0xE8000000)

            
            #define CONFIG_SYS_PCMCIA_ATTRB_SIZE	( 64 << 20 )

            
            #define CONFIG_SYS_PCMCIA_IO_ADDR	(0xEC000000)

            
            #define CONFIG_SYS_PCMCIA_IO_SIZE	( 64 << 20 )


            /*-----------------------------------------------------------------------

            
             *

            
             *-----------------------------------------------------------------------

            
             *

            
             */

            
            #define CONFIG_SYS_DER	0


            /*

            
             * Init Memory Controller:

            
             *

            
             * BR0/1 and OR0/1 (FLASH)

            
             */


            #define FLASH_BASE0_PRELIM	0x40000000	/* FLASH bank #0	*/

            
            #define FLASH_BASE1_PRELIM	0x60000000	/* FLASH bank #0	*/


            /* used to re-map FLASH both when starting from SRAM or FLASH:

            
             * restrict access enough to keep SRAM working (if any)

            
             * but not too much to meddle with FLASH accesses

            
             */

            
            #define CONFIG_SYS_REMAP_OR_AM		0x80000000	/* OR addr mask */

            
            #define CONFIG_SYS_PRELIM_OR_AM	0xE0000000	/* OR addr mask */


            /* FLASH timing: ACS = 11, TRLX = 1, CSNT = 0, SCY = 2, EHTR = 0	*/

            
            #define CONFIG_SYS_OR_TIMING_FLASH    (OR_ACS_DIV2 | OR_BI | \

            
            			       OR_SCY_2_CLK | OR_TRLX )


            #define CONFIG_SYS_OR0_REMAP	(CONFIG_SYS_REMAP_OR_AM  | CONFIG_SYS_OR_TIMING_FLASH)

            
            #define CONFIG_SYS_OR0_PRELIM	(CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)


            #ifdef CONFIG_FLASH_16BIT	/* 16 bit data port */

            
            #define CONFIG_SYS_BR0_PRELIM	((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V | BR_PS_16)

            
            #define CONFIG_SYS_BR1_PRELIM	((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V | BR_PS_16)

            
            #else				/* 32 bit data port */

            
            #define CONFIG_SYS_BR0_PRELIM	((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V | BR_PS_32)

            
            #define CONFIG_SYS_BR1_PRELIM	((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V | BR_PS_32)

            
            #endif	/* CONFIG_FLASH_16BIT */


            #define CONFIG_SYS_OR1_REMAP	CONFIG_SYS_OR0_REMAP

            
            #define CONFIG_SYS_OR1_PRELIM	CONFIG_SYS_OR0_PRELIM


            /*

            
             * BR2/3 and OR2/3 (SDRAM)

            
             *

            
             */

            
            #define SDRAM_BASE2_PRELIM	0x00000000	/* SDRAM bank #0	*/

            
            #define SDRAM_BASE3_PRELIM	0x20000000	/* SDRAM bank #1	*/

            
            #define	SDRAM_MAX_SIZE		0x04000000	/* max 64 MB per bank	*/


            /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care)	*/

            
            #define CONFIG_SYS_OR_TIMING_SDRAM	0x00000A00


            #define CONFIG_SYS_OR2_PRELIM	(CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )

            
            #define CONFIG_SYS_BR2_PRELIM	((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )


            #define	CONFIG_SYS_OR3_PRELIM	CONFIG_SYS_OR2_PRELIM

            
            #define CONFIG_SYS_BR3_PRELIM	((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )


            /*

            
             * Memory Periodic Timer Prescaler

            
             */


            /* periodic timer for refresh */

            
            #define CONFIG_SYS_MAMR_PTA	23		/* start with divider for 100 MHz	*/


            /* refresh rate 15.6 us (= 64 ms / 4K = 62.4 / quad bursts) for <= 128 MBit	*/

            
            #define CONFIG_SYS_MPTPR_2BK_4K	MPTPR_PTP_DIV16		/* setting for 2 banks	*/

            
            #define CONFIG_SYS_MPTPR_1BK_4K	MPTPR_PTP_DIV32		/* setting for 1 bank	*/


            /* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit		*/

            
            #define CONFIG_SYS_MPTPR_2BK_8K	MPTPR_PTP_DIV8		/* setting for 2 banks	*/

            
            #define CONFIG_SYS_MPTPR_1BK_8K	MPTPR_PTP_DIV16		/* setting for 1 bank	*/


            /*

            
             * MAMR settings for SDRAM

            
             */


            /* 8 column SDRAM */

            
            #define CONFIG_SYS_MAMR_8COL	((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE	    |	\

            
            			 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 |	\

            
            			 MAMR_RLFA_1X	 | MAMR_WLFA_1X	   | MAMR_TLFA_1X)

            
            /* 9 column SDRAM */

            
            #define CONFIG_SYS_MAMR_9COL	((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE	    |	\

            
            			 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 |	\

            
            			 MAMR_RLFA_1X	 | MAMR_WLFA_1X	   | MAMR_TLFA_1X)


            #endif	/* __CONFIG_H */
	/*
	* (C) Copyright 2000
	* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
	*
	* See file CREDITS for list of people who contributed to this
	* project.
	*
	* This program is free software; you can redistribute it and/or
	* modify it under the terms of the GNU General Public License as
	* published by the Free Software Foundation; either version 2 of
	* the License, or (at your option) any later version.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	* MA 02111-1307 USA
	*/

	/*
	* board/config.h - configuration options, board specific
	*/

	#ifndef __CONFIG_H
	#define __CONFIG_H

	/*
	* High Level Configuration Options
	* (easy to change)
	*/

	#define CONFIG_MPC850 1 /* This is a MPC850 CPU */
	#define CONFIG_ETX094 1 /* ...on a ETX_094 board */

	#define CONFIG_SYS_TEXT_BASE 0x40000000

	#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
	#undef CONFIG_8xx_CONS_SMC2
	#undef CONFIG_8xx_CONS_NONE
	#define CONFIG_BAUDRATE 57600
	#if 0
	#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
	#else
	#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
	#endif

	#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */

	#define CONFIG_BOARD_TYPES 1 /* support board types */

	#define CONFIG_FLASH_16BIT /* for board with 16bit wide flash */
	#undef SB_ETX094 /* only for SB-Board with 16MB SDRAM */
	#define CONFIG_BOOTP_RANDOM_DELAY /* graceful BOOTP recovery mode */

	#define CONFIG_ETHADDR 08:00:06:00:00:00

	#ifdef CONFIG_ETHADDR
	#define CONFIG_OVERWRITE_ETHADDR_ONCE 1 /* default MAC can be overwritten once */
	#endif

	#undef CONFIG_BOOTARGS
	#define CONFIG_RAMBOOTCOMMAND \
	"bootp; " \
	"setenv bootargs root=/dev/ram rw ramdisk_size=4690 " \
	"U-Boot_version=U-Boot-1.0.x-Date " \
	"panic=1 " \
	"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \
	"bootm"
	#define CONFIG_NFSBOOTCOMMAND \
	"bootp; " \
	"setenv bootargs root=/dev/nfs rw nfsroot=${nfsip}:${rootpath} " \
	"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \
	"bootm"
	#define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND

	#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
	#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */

	#define CONFIG_WATCHDOG 1 /* watchdog enabled */

	#define CONFIG_STATUS_LED 1 /* Status LED enabled */


	/*
	* BOOTP options
	*/
	#define CONFIG_BOOTP_SUBNETMASK
	#define CONFIG_BOOTP_GATEWAY
	#define CONFIG_BOOTP_HOSTNAME
	#define CONFIG_BOOTP_BOOTPATH
	#define CONFIG_BOOTP_BOOTFILESIZE


	/*
	* Command line configuration.
	*/
	#include <config_cmd_default.h>


	/*
	* Miscellaneous configurable options
	*/
	#define CONFIG_SYS_LONGHELP /* undef to save memory */
	#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
	#if defined(CONFIG_CMD_KGDB)
	#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
	#else
	#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
	#endif
	#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
	#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
	#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */

	#define CONFIG_SYS_MEMTEST_START 0x0300000 /* memtest works on */
	#define CONFIG_SYS_MEMTEST_END 0x0700000 /* 3 ... 7 MB in DRAM */

	#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */

	#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */

	/*
	* Low Level Configuration Settings
	* (address mappings, register initial values, etc.)
	* You should know what you are doing if you make changes here.
	*/
	/*-----------------------------------------------------------------------
	* Internal Memory Mapped Register
	*/
	#define CONFIG_SYS_IMMR 0xFFF00000

	/*-----------------------------------------------------------------------
	* Definitions for initial stack pointer and data area (in DPRAM)
	*/
	#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
	#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
	#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
	#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET

	/*-----------------------------------------------------------------------
	* Start addresses for the final memory configuration
	* (Set up by the startup code)
	* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
	*/
	#define CONFIG_SYS_SDRAM_BASE 0x00000000
	#define CONFIG_SYS_FLASH_BASE 0x40000000
	#ifdef DEBUG
	#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
	#else
	#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
	#endif
	#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
	#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */

	/*
	* For booting Linux, the board info and command line data
	* have to be in the first 8 MB of memory, since this is
	* the maximum mapped by the Linux kernel during initialization.
	*/
	#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
	/*-----------------------------------------------------------------------
	* FLASH organization
	*/
	#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
	#define CONFIG_SYS_MAX_FLASH_SECT 35 /* max number of sectors on one chip */

	#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
	#define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */

	#define CONFIG_ENV_IS_IN_FLASH 1
	#ifdef CONFIG_FLASH_16BIT
	#define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
	#define CONFIG_ENV_SIZE 0x8000 /* Total Size of Environment Sector */
	#else
	#define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
	#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
	#endif

	/*-----------------------------------------------------------------------
	* Hardware Information Block
	*/
	#define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
	#define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */
	#define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */

	/*-----------------------------------------------------------------------
	* Cache Configuration
	*/
	#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
	#if defined(CONFIG_CMD_KGDB)
	#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
	#endif

	/*-----------------------------------------------------------------------
	* SYPCR - System Protection Control 11-9
	* SYPCR can only be written once after reset!
	*-----------------------------------------------------------------------
	* Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
	*/
	#if defined(CONFIG_WATCHDOG)
	#define CONFIG_SYS_SYPCR (SYPCR_SWTC \| SYPCR_BMT \| SYPCR_BME \| SYPCR_SWF \| \
	SYPCR_SWE \| SYPCR_SWRI\| SYPCR_SWP)
	#else
	#define CONFIG_SYS_SYPCR (SYPCR_SWTC \| SYPCR_BMT \| SYPCR_BME \| SYPCR_SWF \| SYPCR_SWP)
	#endif /* CONFIG_WATCHDOG */

	/*-----------------------------------------------------------------------
	* SIUMCR - SIU Module Configuration 11-6
	*-----------------------------------------------------------------------
	* PCMCIA config., multi-function pin tri-state
	*/
	#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 \| SIUMCR_DBPC00 \| SIUMCR_MLRC01)

	/*-----------------------------------------------------------------------
	* TBSCR - Time Base Status and Control 11-26
	*-----------------------------------------------------------------------
	* Clear Reference Interrupt Status, Timebase freezing enabled
	*/
	#define CONFIG_SYS_TBSCR (TBSCR_REFA \| TBSCR_REFB \| TBSCR_TBF)

	/*-----------------------------------------------------------------------
	* RTCSC - Real-Time Clock Status and Control Register 11-27
	*-----------------------------------------------------------------------
	*/
	#define CONFIG_SYS_RTCSC (RTCSC_SEC \| RTCSC_ALR \| RTCSC_RTF\| RTCSC_RTE)

	/*-----------------------------------------------------------------------
	* PISCR - Periodic Interrupt Status and Control 11-31
	*-----------------------------------------------------------------------
	* Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
	*/
	#define CONFIG_SYS_PISCR (PISCR_PS \| PISCR_PITF)

	/*-----------------------------------------------------------------------
	* PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
	*-----------------------------------------------------------------------
	* Reset PLL lock status sticky bit, timer expired status bit and timer
	* interrupt status bit - leave PLL multiplication factor unchanged !
	*/
	#define CONFIG_SYS_PLPRCR (PLPRCR_SPLSS \| PLPRCR_TEXPS \| PLPRCR_TMIST)

	/*-----------------------------------------------------------------------
	* SCCR - System Clock and reset Control Register 15-27
	*-----------------------------------------------------------------------
	* Set clock output, timebase and RTC source and divider,
	* power management and some other internal clocks
	*/
	#define SCCR_MASK SCCR_EBDF11
	#define CONFIG_SYS_SCCR (SCCR_TBS \| \
	SCCR_COM00 \| SCCR_DFSYNC00 \| SCCR_DFBRG00 \| \
	SCCR_DFNL000 \| SCCR_DFNH000 \| SCCR_DFLCD000 \| \
	SCCR_DFALCD00)

	/*-----------------------------------------------------------------------
	* PCMCIA stuff
	*-----------------------------------------------------------------------
	*
	*/
	#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
	#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
	#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
	#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
	#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
	#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
	#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
	#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )

	/*-----------------------------------------------------------------------
	*
	*-----------------------------------------------------------------------
	*
	*/
	#define CONFIG_SYS_DER 0

	/*
	* Init Memory Controller:
	*
	* BR0/1 and OR0/1 (FLASH)
	*/

	#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
	#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */

	/* used to re-map FLASH both when starting from SRAM or FLASH:
	* restrict access enough to keep SRAM working (if any)
	* but not too much to meddle with FLASH accesses
	*/
	#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
	#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */

	/* FLASH timing: ACS = 11, TRLX = 1, CSNT = 0, SCY = 2, EHTR = 0 */
	#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV2 \| OR_BI \| \
	OR_SCY_2_CLK \| OR_TRLX )

	#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM \| CONFIG_SYS_OR_TIMING_FLASH)
	#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM \| CONFIG_SYS_OR_TIMING_FLASH)

	#ifdef CONFIG_FLASH_16BIT /* 16 bit data port */
	#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) \| BR_V \| BR_PS_16)
	#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) \| BR_V \| BR_PS_16)
	#else /* 32 bit data port */
	#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) \| BR_V \| BR_PS_32)
	#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) \| BR_V \| BR_PS_32)
	#endif /* CONFIG_FLASH_16BIT */

	#define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP
	#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM

	/*
	* BR2/3 and OR2/3 (SDRAM)
	*
	*/
	#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
	#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
	#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */

	/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
	#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00

	#define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM \| CONFIG_SYS_OR_TIMING_SDRAM )
	#define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) \| BR_MS_UPMA \| BR_V )

	#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
	#define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) \| BR_MS_UPMA \| BR_V )

	/*
	* Memory Periodic Timer Prescaler
	*/

	/* periodic timer for refresh */
	#define CONFIG_SYS_MAMR_PTA 23 /* start with divider for 100 MHz */

	/* refresh rate 15.6 us (= 64 ms / 4K = 62.4 / quad bursts) for <= 128 MBit */
	#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
	#define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */

	/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
	#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
	#define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */

	/*
	* MAMR settings for SDRAM
	*/

	/* 8 column SDRAM */
	#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) \| MAMR_PTAE \| \
	MAMR_AMA_TYPE_0 \| MAMR_DSA_1_CYCL \| MAMR_G0CLA_A11 \| \
	MAMR_RLFA_1X \| MAMR_WLFA_1X \| MAMR_TLFA_1X)
	/* 9 column SDRAM */
	#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) \| MAMR_PTAE \| \
	MAMR_AMA_TYPE_1 \| MAMR_DSA_1_CYCL \| MAMR_G0CLA_A10 \| \
	MAMR_RLFA_1X \| MAMR_WLFA_1X \| MAMR_TLFA_1X)

	#endif /* __CONFIG_H */